

[illegible]

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6

FIG. 6





FIG. 7



The diagram illustrates the internal architecture of an ASIC (1). It features a central CPU (2) and two peripheral logic circuits (3 and 4). The CPU (2) is connected to a bus (12) and has a clock input (clk) connected to a clock divider (9a). The peripheral logic circuit (3) is connected to the bus (12) and has a clock input (clk) connected to a clock divider (9b). The peripheral logic circuit (4) is connected to the bus (12) and has a clock input (clk) connected to a clock divider (9c). The bus (12) is connected to a multiplexer (13) and a demultiplexer (14). The multiplexer (13) is connected to the CPU (2) and the peripheral logic circuit (3). The demultiplexer (14) is connected to the CPU (2) and the peripheral logic circuit (4). The clock dividers (9a, 9b, 9c) are connected to a common clock source (5) and provide clock signals to the CPU (2) and the peripheral logic circuits (3, 4). The CPU (2) and the peripheral logic circuits (3, 4) are connected to a common data bus (6).

FIG. 9

FIG. 9




FIG. 10




FIG. 11

